Stress-driven 3D-IC placement with TSV keep-out zone and regularity study