Synthesis of an efficient controlling structure for post-silicon clock skew minimization