Synthesis of asynchronous control circuits with automatically generated relative timing assumptions