Synthesizing a representative critical path for post-silicon delay prediction