ISPD 2009 - PDF Preprint Papers

ISPD 2009 International Symposium on Physical Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISPD-2009 Paper

click to vote

ISPD
2009
ACM

297views Hardware» more ISPD 2009»

Physical optimization for FPGAs using post-placement topology rewriting

14 years 7 months ago

Download www.sigda.org

Val Pevzner, Andrew A. Kennings, Andy Fox

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	297	Physical optimization for FPGAs using post-placement topology rewriting	claim
2	141	A faster approximation scheme for timing driven minimum cost layer assignment	claim
3	127	Multi-voltage floorplan design with optimal voltage assignment	claim
4	127	Synthesizing a representative critical path for post-silicon delay prediction	claim
5	126	A new algorithm for simultaneous gate sizing and threshold voltage assignment	claim
6	122	Robust layer assignment for via optimization in multi-layer global routing	claim
7	119	Double patterning layout decomposition for simultaneous conflict and stitch minimization	claim
8	118	Wire shaping is practical	claim
9	112	Robust interconnect communication capacity algorithm by geometric programming	claim
10	112	Post-floorplanning power/ground ring synthesis for multiple-supply-voltage designs	claim
11	108	Constraint-driven design: the next step towards analog design automation	claim
12	91	A metal-only-ECO solver for input-slew and output-loading violations	claim
13	88	The challenges of correlating silicon and models in high variability CMOS processes	claim
14	84	Diffusion-driven congestion reduction for substrate topological routing	claim
15	79	A routing approach to reduce glitches in low power FPGAs	claim
16	75	Fast buffering for optimizing worst slack and resource consumption in repeater trees	claim
17	74	Transistor-level layout of high-density regular circuits	claim
18	58	On improving optimization effectiveness in interconnect-driven physical synthesis	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers