The effect of design parameters on single-event upset sensitivity of MOS current mode logic