The virtual write queue: coordinating DRAM and last-level cache policies