The Y-Architecture for On-Chip Interconnect: Analysis and Methodology