Thermal-aware cell and through-silicon-via co-placement for 3D ICs - Sciweavers

82

click to vote

more DAC 2011 ...

cadlab.cs.ucla.edu

Tweet