Topology aware mapping of logic functions onto nanowire-based crossbar architectures