Trace signal selection to enhance timing and logic visibility in post-silicon validation