Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core