Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density