Variation-tolerant non-uniform 3D cache management in die stacked multicore processor