VLSI Decoder Architecture for High Throughput, Variable Block-size and Multi-rate LDPC Codes