Sciweavers

1404 search results - page 152 / 281
» A C to Hardware Software Compiler
Sort
View
HPCA
2002
IEEE
16 years 4 months ago
Improving Value Communication for Thread-Level Speculation
Thread-Level Speculation (TLS) allows us to automatically parallelize general-purpose programs by supporting parallel execution of threads that might not actually be independent. ...
J. Gregory Steffan, Christopher B. Colohan, Antoni...
DATE
2005
IEEE
133views Hardware» more  DATE 2005»
15 years 9 months ago
Locality-Aware Process Scheduling for Embedded MPSoCs
Utilizing on-chip caches in embedded multiprocessorsystem-on-a-chip (MPSoC) based systems is critical from both performance and power perspectives. While most of the prior work th...
Mahmut T. Kandemir, Guilin Chen
FPL
2006
Springer
105views Hardware» more  FPL 2006»
15 years 7 months ago
A Scalable Network ASIP Enabling Flow Awareness in Ethernet Access
In this paper we research an FPGA based Application Specific Instruction Set Processor (ASIP) tailored to the needs of a flow aware Ethernet access node. The processor has an arch...
K. Van Renterghem, Dieter Verhulst, S. Verschuere,...
PLDI
2006
ACM
15 years 10 months ago
SAFECode: enforcing alias analysis for weakly typed languages
Static analysis of programs in weakly typed languages such as C and C++ is generally not sound because of possible memory errors due to dangling pointer references, uninitialized ...
Dinakar Dhurjati, Sumant Kowshik, Vikram S. Adve
142
Voted
ISPDC
2008
IEEE
15 years 10 months ago
A Runtime System Architecture for Ubiquitous Support of OpenMP
In this work we present the runtime architecture of the OMPi OpenMP compiler. OMPi is a source-to-source C translator featuring a portable, modular and extensible runtime system. ...
Giorgos Ch. Philos, Vassilios V. Dimakopoulos, Pan...