1404 search results - page 182 / 281 » A C to Hardware Software Compiler |
128
click to vote
FPGA
2009
ACM
15 years 11 months ago
2009
ACM
This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
134
click to vote
ICSE
2003
IEEE-ACM
15 years 9 months ago
2003
IEEE-ACM
ct Feature Oriented Programming (FOP) is a design methodology and tools for program synthesis. The goal is to specify a target program in terms of the features that it offers, and ...
145
click to vote
CODES
2006
IEEE
15 years 10 months ago
2006
IEEE
Traditionally, instruction-set simulators (ISS’s) are sequential programs running on individual processors. Besides the advances of simulation techniques, ISS’s have been main...
156
click to vote
LCTRTS
2009
Springer
15 years 11 months ago
2009
Springer
Dynamic binary translation (DBT) can provide security, virtualization, resource management and other desirable services to embedded systems. Although DBT has many benefits, its r...
143
click to vote
LCTRTS
2007
Springer
15 years 10 months ago
2007
Springer
The Instruction Register File (IRF) is an architectural extension for providing improved access to frequently occurring instructions. An optimizing compiler can exploit an IRF by ...