Sciweavers

1404 search results - page 236 / 281
» A C to Hardware Software Compiler
Sort
View
HOTI
2005
IEEE
15 years 10 months ago
Hybrid Cache Architecture for High Speed Packet Processing
: The exposed memory hierarchies employed in many network processors (NPs) are expensive in terms of meeting the worst-case processing requirement. Moreover, it is difficult to ef...
Zhen Liu, Kai Zheng, Bin Liu
162
Voted
PEWASUN
2004
ACM
15 years 10 months ago
A routing protocol for power constrained networks with asymmetric links
In many instances, an ad hoc network consists of nodes with different hardware and software capabilities as well as power limitations. This is the case of ad hoc grids where devi...
Guoqiang Wang, Yongchang Ji, Dan C. Marinescu, Dam...
C5
2009
IEEE
15 years 9 months ago
The PresenceDetector: Context Awareness for Collaboration
In this paper we introduce a concept of how the status of project partners in a virtual collaboration environment can be transferred in a subtle manner to gain useful information ...
Moritz Kemper, Constanze Langer, Christine Strotho...
SIGCOMM
2010
ACM
15 years 4 months ago
Ripcord: a modular platform for data center networking
In this demo, we present Ripcord, a modular platform for rapidly prototyping scale-out data center networks. Ripcord enables researchers to build and evaluate new network features...
Brandon Heller, David Erickson, Nick McKeown, Rean...
ENGL
2007
71views more  ENGL 2007»
15 years 4 months ago
The Development of a Generic Technique for Flow Line Monitoring
Realize the operating conditions of a manufacturing plant are essential for providing corresponding actions responsively. This is because all processes are interrelated and a smal...
C. S. Tang, C. Y. Chan, Kai-Leung Yung