Sciweavers

1404 search results - page 62 / 281
» A C to Hardware Software Compiler
Sort
View
AES
2000
Springer
98views Cryptology» more  AES 2000»
14 years 2 months ago
How Well Are High-End DSPs Suited for the AES Algorithms? AES Algorithms on the TMS320C6x DSP
The National Institute of Standards and Technology (NIST) has announced that one of the design criteria for the Advanced Encryption Standard (AES) algorithm was the ability to eļ¬...
Thomas J. Wollinger, Min Wang, Jorge Guajardo, Chr...
MICRO
2000
IEEE
124views Hardware» more  MICRO 2000»
14 years 2 months ago
Calpa: a tool for automating selective dynamic compilation
Selective dynamic compilation systems, typically driven by annotations that identify run-time constants, can achieve signiļ¬cant program speedups. However, manually inserting ann...
Markus Mock, Craig Chambers, Susan J. Eggers
ISSS
1996
IEEE
143views Hardware» more  ISSS 1996»
14 years 2 months ago
DSP Processor/Compiler Co-Design: A Quantitative Approach
In the paper the problem of processor/compiler codesign for digital signal processing and embedded SYstems is discussed. The main principle we follow is the top-down approach char...
Vojin Zivojnovic, Stefan Pees, C. Schälger, M...
CODES
2006
IEEE
14 years 4 months ago
Increasing the throughput of an adaptive router in network-on-chip (NoC)
In this paper, we propose a simple and eļ¬ƒcient mechanism to increase the throughput of an adaptive router in Networkon-Chip (NoC). One of the most serious disadvantages of fully...
Seung Eun Lee, Nader Bagherzadeh
ICS
2004
Tsinghua U.
14 years 3 months ago
Evaluating support for global address space languages on the Cray X1
The Cray X1 was recently introduced as the ļ¬rst in a new line of parallel systems to combine high-bandwidth vector processing with an MPP system architecture. Alongside capabili...
Christian Bell, Wei-Yu Chen, Dan Bonachea, Katheri...