Sciweavers

334 search results - page 46 / 67
» A Case for Deconstructing Hardware Transactional Memory Syst...
Sort
View
DATE
2009
IEEE
137views Hardware» more  DATE 2009»
14 years 3 months ago
Componentizing hardware/software interface design
Abstract—Building highly optimized embedded systems demands hardware/software (HW/SW) co-design. A key challenge in co-design is the design of HW/SW interfaces, which is often a ...
Kecheng Hao, Fei Xie
SIGMETRICS
2010
ACM
152views Hardware» more  SIGMETRICS 2010»
13 years 7 months ago
A fluid approximation for large-scale service systems
We introduce and analyze a deterministic fluid model that serves as an approximation for the Gt/GI/st + GI manyserver queueing model, which has a general time-varying arrival pro...
Yunan Liu, Ward Whitt
HVC
2007
Springer
108views Hardware» more  HVC 2007»
14 years 2 months ago
How Fast and Fat Is Your Probabilistic Model Checker? An Experimental Performance Comparison
Abstract. This paper studies the efficiency of several probabilistic model checkers by comparing verification times and peak memory usage for a set of standard case studies. The s...
David N. Jansen, Joost-Pieter Katoen, Marcel Olden...
MICRO
2010
IEEE
270views Hardware» more  MICRO 2010»
13 years 6 months ago
Many-Thread Aware Prefetching Mechanisms for GPGPU Applications
Abstract-- We consider the problem of how to improve memory latency tolerance in massively multithreaded GPGPUs when the thread-level parallelism of an application is not sufficien...
Jaekyu Lee, Nagesh B. Lakshminarayana, Hyesoon Kim...
DSD
2008
IEEE
147views Hardware» more  DSD 2008»
13 years 10 months ago
A Low-Cost Cache Coherence Verification Method for Snooping Systems
Due to modern technology trends such as decreasing feature sizes and lower voltage levels, fault tolerance is becoming increasingly important in computing systems. Shared memory i...
Demid Borodin, Ben H. H. Juurlink