Sciweavers

334 search results - page 65 / 67
» A Case for Deconstructing Hardware Transactional Memory Syst...
Sort
View
IJHPCA
2011
201views more  IJHPCA 2011»
13 years 3 months ago
The International Exascale Software Project roadmap
  Over the last twenty years, the open source community has provided more and more software on which the world’s High Performance Computing (HPC) systems depend for performance ...
Jack Dongarra, Peter H. Beckman, Terry Moore, Patr...
LCTRTS
2009
Springer
14 years 3 months ago
A compiler optimization to reduce soft errors in register files
Register file (RF) is extremely vulnerable to soft errors, and traditional redundancy based schemes to protect the RF are prohibitive not only because RF is often in the timing c...
Jongeun Lee, Aviral Shrivastava
CSREAPSC
2006
13 years 10 months ago
Design and Implementation of SONICA (Service Oriented Network Interoperability for Component Adaptation) for Multimedia Pervasiv
Abstract - Recent advances in multimedia network systems have led to the development of a new generation of applications that associate the use of various multimedia objects. The c...
Hiroshi Hayakawa, Takahiro Koita, Kenya Sato
CAV
1998
Springer
175views Hardware» more  CAV 1998»
14 years 24 days ago
An ACL2 Proof of Write Invalidate Cache Coherence
As a pedagogical exercise in ACL2, we formalize and prove the correctness of a write invalidate cache scheme. In our formalization, an arbitrary number of processors, each with its...
J. Strother Moore
HPCA
2006
IEEE
14 years 9 months ago
Phase characterization for power: evaluating control-flow-based and event-counter-based techniques
Computer systems increasingly rely on dynamic, phasebased system management techniques, in which system hardware and software parameters may be altered or tuned at runtime for dif...
Canturk Isci, Margaret Martonosi