1040 search results - page 125 / 208 » A Comparative Performance Evaluation of Write Barrier Implem... |
IPPS
2000
IEEE
14 years 1 months ago
2000
IEEE
In a machine that follows the dynamically trace scheduled VLIW (DTSVLIW) architecture, VLIW instructions are built dynamically through an algorithm that can be implemented in hard...
NSDI
2010
13 years 10 months ago
2010
Byzantine fault-tolerant (BFT) replication has enjoyed a series of performance improvements, but remains costly due to its replicated work. We eliminate this cost for read-mostly ...
LREC
2008
13 years 10 months ago
2008
In this paper we discuss a rule-based approach to chunking sentences in Croatian, implemented using local regular grammars within the NooJ development environment. We describe the...
USENIX
1996
13 years 10 months ago
1996
The current trend in operating systems research is to allow applications to dynamically extend the kernel to improve application performance or extend functionality, but the most ...
DAC
2010
ACM
13 years 9 months ago
2010
ACM
We present RAMP Gold, an economical FPGA-based architecture simulator that allows rapid early design-space exploration of manycore systems. The RAMP Gold prototype is a high-throu...