Sciweavers

1040 search results - page 47 / 208
» A Comparative Performance Evaluation of Write Barrier Implem...
Sort
View
145
Voted
ISCA
2006
IEEE
133views Hardware» more  ISCA 2006»
15 years 10 months ago
TRAP-Array: A Disk Array Architecture Providing Timely Recovery to Any Point-in-time
RAID architectures have been used for more than two decades to recover data upon disk failures. Disk failure is just one of the many causes of damaged data. Data can be damaged by...
Qing Yang, Weijun Xiao, Jin Ren
156
Voted
MMB
2001
Springer
141views Communications» more  MMB 2001»
15 years 8 months ago
Performance Analysis of the Random Access Protocol in TETRAPOL Trunked Radio Networks
This paper provides a performance evaluation of the TETRAPOL random access protocol. The results are based on a Markovian model which is also presented. The Markovian model is use...
Dirk Kuypers, Peter Sievering
IPPS
1998
IEEE
15 years 7 months ago
Performance Range Comparison via Crossing Point Analysis
Parallel programming is elusive. The relative performance of di erent parallel implementations varies with machine architecture, system and problem size. How to compare di erent i...
Xian-He Sun
PADL
2010
Springer
16 years 26 days ago
Conversion by Evaluation
Abstract. We show how testing convertibility of two types in dependently typed systems can advantageously be implemented instead untyped normalization by evaluation, thereby reusin...
Mathieu Boespflug
148
Voted
ISPDC
2010
IEEE
15 years 2 months ago
Resource-Aware Compiler Prefetching for Many-Cores
—Super-scalar, out-of-order processors that can have tens of read and write requests in the execution window place significant demands on Memory Level Parallelism (MLP). Multi- ...
George C. Caragea, Alexandros Tzannes, Fuat Keceli...