1040 search results - page 49 / 208 » A Comparative Performance Evaluation of Write Barrier Implem... |
HPCA
2009
IEEE
14 years 9 months ago
2009
IEEE
Heterogeneous multicores, such as Cell BE processors and GPGPUs, typically do not have caches for their accelerator cores because coherence traffic, cache misses, and latencies fr...
IADIS
2008
13 years 10 months ago
2008
While researchers have been exploring automatic presentation capture since the 1990's, real world adoption has been limited. Our research focuses on simplifying presentation ...
CLOUDCOM
2010
Springer
13 years 7 months ago
2010
Springer
-- The MapReduce programming model, introduced by Google, has become popular over the past few years as a mechanism for processing large amounts of data, using sharednothing parall...
IOLTS
2002
IEEE
14 years 2 months ago
2002
IEEE
A silicon independent C-Based model of the TTP/C protocol was implemented within the EU-founded project FIT. The C-based model is integrated in the C-Sim simulation environment. T...
PPDP
2010
Springer
13 years 7 months ago
2010
Springer
Most Prolog implementations are implemented in low-level languages such as C and are based on a variation of the WAM instruction set, which enhances their performance but makes th...