Sciweavers

1005 search results - page 49 / 201
» A Component Architecture for FPGA-Based, DSP System Design
Sort
View
CCGRID
2005
IEEE
15 years 11 months ago
A batch scheduler with high level components
In this article we present the design choices and the evaluation of a batch scheduler for large clusters, named OAR. This batch scheduler is based upon an original design that emp...
Nicolas Capit, Georges Da Costa, Yiannis Georgiou,...
ICDCS
2000
IEEE
15 years 10 months ago
Quartz: A QoS Architecture for Open Systems
This paper describes an architecture that provides support for quality of service (QoS) specification and enforcement in heterogeneous distributed computing systems. The Quartz Qo...
Frank Siqueira, Vinny Cahill
CASES
2006
ACM
15 years 9 months ago
Probabilistic arithmetic and energy efficient embedded signal processing
Probabilistic arithmetic, where the ith output bit of addition and multiplication is correct with a probability pi, is shown to be a vehicle for realizing extremely energy-efficie...
Jason George, B. Marr, Bilge E. S. Akgul, Krishna ...
TEAA
2005
Springer
126views Hardware» more  TEAA 2005»
15 years 11 months ago
Towards a Secure Data Stream Management System
Abstract. Todays data stream management systems (DSMSs) lack security functionality. Based on adversary scenarios we show how a DSMS architecture can be protected. We sketch a gene...
Wolfgang Lindner, Jörg Meier
COORDINATION
2006
Springer
15 years 9 months ago
Synthesizing Concurrency Control Components from Process Algebraic Specifications
Process algebraic specifications can provide useful support for the architectural design of software systems due to the possibility of analyzing their properties. In addition to th...
Edoardo Bontà, Marco Bernardo, Jeff Magee, ...