Sciweavers

68 search results - page 11 / 14
» A Configuration Concept for a Massively Parallel FPGA Archit...
Sort
View
DATE
2010
IEEE
144views Hardware» more  DATE 2010»
14 years 17 days ago
A reconfigurable hardware for one bit transform based multiple reference frame Motion Estimation
—Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low comput...
Abdulkadir Akin, G. Sayilar, Ilker Hamzaoglu
DELTA
2008
IEEE
13 years 9 months ago
Dynamic Co-operative Intelligent Memory
As semiconductor technology advances, the performance gap between processor and memory has become one of the major issues in computer design. In order to bridge this gap, many met...
Xiaoyong Wen, Faycal Bensaali, Reza Sotudeh
FPL
2004
Springer
110views Hardware» more  FPL 2004»
14 years 26 days ago
Versatile Imaging Architecture Based on a System on Chip
Abstract. In this paper, a novel architecture dedicated to image processing is presented. The most original aspect of the approach is the use of a System On Chip implemented in a F...
Pierre Chalimbaud, François Berry
TC
2010
13 years 5 months ago
Network-on-Chip Hardware Accelerators for Biological Sequence Alignment
—The most pervasive compute operation carried out in almost all bioinformatics applications is pairwise sequence homology detection (or sequence alignment). Due to exponentially ...
Souradip Sarkar, Gaurav Ramesh Kulkarni, Partha Pr...
ICDCSW
2002
IEEE
14 years 13 days ago
Real-Time Processing of Media Streams: A Case for Event-Based Interaction
There are many challenges in devising solutions for online content processing of live networked multimedia sessions. These include the computational complexity of feature extracti...
Viktor S. Wold Eide, Frank Eliassen, Olav Lysne, O...