Sciweavers

110 search results - page 5 / 22
» A Dynamic Fault-Tolerant Mesh Architecture
Sort
View
IWCMC
2009
ACM
14 years 2 months ago
On fault tolerant ad hoc network design
Minimal configuration and quick deployment of ad hoc networks make it suitable for numerous applications such as emergency situations, border monitoring, and military missions, e...
Wasim El-Hajj, Hazem Hajj, Zouheir Trabelsi
DFT
1994
IEEE
121views VLSI» more  DFT 1994»
13 years 11 months ago
Reconfiguration in 3D Meshes
The 1: track model for fault tolerant 2 0 processor arrays is extended to 30 mesh architectures. Non-intersecting, continuous, straight and non-near miss compensation paths are co...
Anuj Chandra, Rami G. Melhem
MSS
2000
IEEE
160views Hardware» more  MSS 2000»
13 years 12 months ago
Implementation of a Fault-Tolerant Real-Time Network-Attached Storage Device
Phoenix is a fault-tolerantreal-time network-attachedstorage device (NASD). Like other NASD architectures, Phoenix provides an object-based interface to data stored on network-att...
Ashish Raniwala, Srikant Sharma, Anindya Neogi, Tz...
IPPS
2002
IEEE
14 years 16 days ago
A Limited-Global Fault Information Model for Dynamic Routing in 2-D Meshes
In this paper, a fault-tolerant routing in 2-D meshes with dynamic faults is provided. It is based on an early work on minimal routing in 2-D meshes with static faults. Unlike man...
Zhen Jiang, Jie Wu
GLVLSI
2010
IEEE
141views VLSI» more  GLVLSI 2010»
13 years 7 months ago
Energy-efficient redundant execution for chip multiprocessors
Relentless CMOS scaling coupled with lower design tolerances is making ICs increasingly susceptible to wear-out related permanent faults and transient faults, necessitating on-chi...
Pramod Subramanyan, Virendra Singh, Kewal K. Saluj...