Sciweavers

1834 search results - page 296 / 367
» A Dynamic Multithreading Processor
Sort
View
DATE
2010
IEEE
180views Hardware» more  DATE 2010»
14 years 2 months ago
A reconfigurable cache memory with heterogeneous banks
Abstract— The optimal size of a large on-chip cache can be different for different programs: at some point, the reduction of cache misses achieved when increasing cache size hits...
Domingo Benitez, Juan C. Moure, Dolores Rexachs, E...
APSEC
2002
IEEE
14 years 1 months ago
Embedding XML Processing Toolkit on General Purpose Programming Language
Many methods for XML processing have been proposed in the last few years. One popular approach is to process XML documents by using existing programming languages. Another popular...
Tetsuo Kamina, Tetsuo Tamai
ISCA
2002
IEEE
108views Hardware» more  ISCA 2002»
14 years 1 months ago
A Scalable Instruction Queue Design Using Dependence Chains
Increasing the number of instruction queue (IQ) entries in a dynamically scheduled processor exposes more instruction-level parallelism, leading to higher performance. However, in...
Steven E. Raasch, Nathan L. Binkert, Steven K. Rei...
ASPLOS
1998
ACM
14 years 1 months ago
Segregating Heap Objects by Reference Behavior and Lifetime
Dynamic storage allocation has become increasingly important in many applications, in part due to the use of the object-oriented paradigm. At the same time, processor speeds are i...
Matthew L. Seidl, Benjamin G. Zorn
SIGGRAPH
1998
ACM
14 years 1 months ago
The Clipmap: A Virtual Mipmap
We describe the clipmap, a dynamic texture representation that efficiently caches textures of arbitrarily large size in a finite amount of physical memory for rendering at real-...
Christopher C. Tanner, Christopher J. Migdal, Mich...