Sciweavers

36 search results - page 5 / 8
» A Fast Two-level Logic Minimizer
Sort
View
CORR
2008
Springer
118views Education» more  CORR 2008»
13 years 7 months ago
A Logic Programming Framework for Combinational Circuit Synthesis
Abstract. Logic Programming languages and combinational circuit synthesis tools share a common "combinatorial search over logic formulae" background. This paper attempts ...
Paul Tarau, Brenda Luderman
IFSA
2007
Springer
138views Fuzzy Logic» more  IFSA 2007»
14 years 1 months ago
Optimization to Manage Supply Chain Disruptions Using the NSGA-II
Disruption on a supply chain provokes lost that should be minimized looking for alternative suppliers. This solution involves a strategy to manage the impact of the disruption and ...
Víctor Serrano, Matías Alvarado, Car...
DAC
2010
ACM
13 years 2 months ago
Node addition and removal in the presence of don't cares
This paper presents a logic restructuring technique named node addition and removal (NAR). It works by adding a node into a circuit to replace an existing node and then removing t...
Yung-Chih Chen, Chun-Yao Wang
VTC
2008
IEEE
129views Communications» more  VTC 2008»
14 years 1 months ago
On Parallelizing the CryptMT Stream Cipher
Abstract—Fast stream ciphers are used extensively for encrypted data transmission in mobile networks and over multigigabit links. CryptMT, a recently proposed stream cipher, is o...
Deian Stefan, David B. Nummey, Jared Harwayne-Gida...
MICRO
1998
IEEE
91views Hardware» more  MICRO 1998»
13 years 11 months ago
Effective Cluster Assignment for Modulo Scheduling
Clustering is one solution to the demand for wideissue machines and fast clock cycles because it allows for smaller, less ported register files and simpler bypass logic while rema...
Erik Nystrom, Alexandre E. Eichenberger