Sciweavers

107 search results - page 12 / 22
» A Fine-Grain Parallel Architecture Based on Barrier Synchron...
Sort
View
IPPS
2008
IEEE
14 years 1 months ago
Wait-free Programming for General Purpose Computations on Graphics Processors
The fact that graphics processors (GPUs) are today’s most powerful computational hardware for the dollar has motivated researchers to utilize the ubiquitous and powerful GPUs fo...
Phuong Hoai Ha, Philippas Tsigas, Otto J. Anshus
CPHYSICS
2010
135views more  CPHYSICS 2010»
13 years 6 months ago
An events based algorithm for distributing concurrent tasks on multi-core architectures
In this paper, a programming model is presented which enables scalable parallel performance on multi-core shared memory architectures. The model has been developed for application...
David W. Holmes, John R. Williams, Peter Tilke
ICITA
2005
IEEE
14 years 9 days ago
Partition-Based Parallel PageRank Algorithm
A re-ranking technique,called “PageRank brings a successful story behind the search engine. Many studies focus on finding an way to compute the PageRank scores of a large web gr...
Arnon Rungsawang, Bundit Manaskasemsak
PVM
2001
Springer
13 years 11 months ago
An Architecture for a Multi-threaded Harness Kernel
Abstract. Harness is a reconÞgurable, heterogeneous distributed metacomputing framework for the dynamic conÞguration of distributed virtual machines, through the use of parallel ...
Wael R. Elwasif, David E. Bernholdt, James Arthur ...
DAC
2009
ACM
13 years 10 months ago
NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core
Traditional debug methodologies are limited in their ability to provide debugging support for many-core parallel programming. Synchronization problems or bugs due to race conditio...
Chi-Neng Wen, Shu-Hsuan Chou, Tien-Fu Chen, Alan P...