1998 search results - page 107 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
WSC
2001
13 years 10 months ago
2001
This paper presents an application distributed simulation to the evaluation of virtual enterprises. Each company or candidate can use a simulation of its facilities to determine i...
JSSPP
2010
Springer
13 years 7 months ago
2010
Springer
This paper proposes and evaluates APIs for Inter-Core Time Aggregation Scheduler (IAS), which is a kernel-level thread scheduler to enhance performances of multi-threaded programs ...
RV
2010
Springer
13 years 7 months ago
2010
Springer
Software transactional memories (STMs) promise simple and efficient concurrent programming. Several correctness properties have been proposed for STMs. Based on a bounded conflict ...
FCCM
2003
IEEE
14 years 2 months ago
2003
IEEE
Most commercial and academic floating point libraries for FPGAs provide only a small fraction of all possible floating point units. In contrast, the floating point unit generat...
DATE
2009
IEEE
14 years 4 months ago
2009
IEEE
—FPGAs are widely used for evaluating the error-floor performance of LDPC (low-density parity check) codes. We propose a scalable vector decoder for FPGA-based implementation of...