Sciweavers

1998 search results - page 131 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
FPGA
2009
ACM
343views FPGA» more  FPGA 2009»
16 years 23 days ago
Fpga-based face detection system using Haar classifiers
This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
Junguk Cho, Shahnam Mirzaei, Jason Oberg, Ryan Kas...
FORMATS
2009
Springer
16 years 17 days ago
Exploiting Timed Automata for Conformance Testing of Power Measurements
For software development, testing is still the primary choice for investigating the correctness of a system. Automated testing is of utmost importance to support continuous integra...
Matthias Woehrle, Kai Lampka, Lothar Thiele
DAMON
2007
Springer
16 years 4 days ago
Parallel buffers for chip multiprocessors
Chip multiprocessors (CMPs) present new opportunities for improving database performance on large queries. Because CMPs often share execution, cache, or bandwidth resources among ...
John Cieslewicz, Kenneth A. Ross, Ioannis Giannaka...
TPCTC
2009
Springer
101views Hardware» more  TPCTC 2009»
16 years 15 days ago
Benchmarking ETL Workflows
Extraction–Transform–Load (ETL) processes comprise complex data workflows, which are responsible for the maintenance of a Data Warehouse. A plethora of ETL tools is currently a...
Alkis Simitsis, Panos Vassiliadis, Umeshwar Dayal,...
FCCM
2006
IEEE
120views VLSI» more  FCCM 2006»
16 years 1 days ago
FPGAs, GPUs and the PS2 - A Single Programming Methodology
Field programmable gate arrays (FPGAs), graphics processing units (GPUs) and Sony’s Playstation 2 vector units offer scope for hardware acceleration of applications. Implementin...
Lee W. Howes, Paul Price, Oskar Mencer, Olav Beckm...