Sciweavers

1998 search results - page 142 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
SERSCISA
2010
Springer
13 years 11 months ago
HATS: High Accuracy Timestamping System Based on NetFPGA
The delay and dispersion of the packet train have been widely used in most network measurement tools. The timestamp of the packet is critical for the measurement accuracy. However...
Zhiqiang Zhou, Lin Cong, Guohan Lu, Beixing Deng, ...
ASPDAC
2005
ACM
99views Hardware» more  ASPDAC 2005»
13 years 11 months ago
Implication of assertion graphs in GSTE
- We address the problem of implication of assertion graphs that occur in generalized symbolic trajectory evaluation (GSTE). GSTE has demonstrated its powerful capacity in formal v...
Guowu Yang, Jin Yang, William N. N. Hung, Xiaoyu S...
SIGMETRICS
2012
ACM
251views Hardware» more  SIGMETRICS 2012»
12 years 21 hour ago
Providing fairness on shared-memory multiprocessors via process scheduling
Competition for shared memory resources on multiprocessors is the most dominant cause for slowing down applications and makes their performance varies unpredictably. It exacerbate...
Di Xu, Chenggang Wu, Pen-Chung Yew, Jianjun Li, Zh...
MICRO
2007
IEEE
79views Hardware» more  MICRO 2007»
14 years 3 months ago
Time Interpolation: So Many Metrics, So Few Registers
The performance of computer systems varies over the course of their execution. A system may perform well during some parts of its execution and poorly during others. To understand...
Todd Mytkowicz, Peter F. Sweeney, Matthias Hauswir...
CODES
2006
IEEE
14 years 3 months ago
Increasing the throughput of an adaptive router in network-on-chip (NoC)
In this paper, we propose a simple and efficient mechanism to increase the throughput of an adaptive router in Networkon-Chip (NoC). One of the most serious disadvantages of fully...
Seung Eun Lee, Nader Bagherzadeh