MICRO 2007 - PDF Preprint Papers

MICRO 2007 IEEE/ACM International Symposium on Microarchitecture

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed MICRO-2007 Paper

click to vote

MICRO
2007
IEEE

188views Hardware» more MICRO 2007»

Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding

14 years 7 months ago

Download www.cs.cmu.edu

In deep sub-micron ICs, growing amounts of ondie memory and scaling effects make embedded memories increasingly vulnerable to reliability and yield problems. As scaling progresses...

Jangwoo Kim, Nikos Hardavellas, Ken Mai, Babak Fal...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	188	Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding	claim
2	184	Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures	claim
3	172	Impact of Cache Coherence Protocols on the Processing of Network Traffic	claim
4	168	Global Multi-Threaded Instruction Scheduling	claim
5	167	Informed Microarchitecture Design Space Exploration Using Workload Dynamics	claim
6	164	A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs	claim
7	159	Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation	claim
8	150	Leveraging 3D Technology for Improved Reliability	claim
9	144	Process Variation Tolerant 3T1D-Based Cache Architectures	claim
10	141	Composable Lightweight Processors	claim
11	139	Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors	claim
12	137	Implementing Signatures for Transactional Memory	claim
13	135	Microarchitectural Design Space Exploration Using an Architecture-Centric Approach	claim
14	133	Revisiting the Sequential Programming Model for Multi-Core	claim
15	129	A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy	claim
16	128	A Framework for Providing Quality of Service in Chip Multi-Processors	claim
17	120	Scavenger: A New Last Level Cache Architecture with Global Block Priority	claim
18	115	Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0	claim
19	115	Economics	claim
20	113	The High Cost of a Cheap Lesson	claim
21	108	FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators	claim
22	108	Wagging Wikipedia's long tail	claim
23	108	Innovation at the Edges	claim
24	106	Low-Power, High-Performance Architecture of the PWRficient Processor Family	claim
25	103	Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing	claim
26	103	Thinking about Technology	claim
27	101	The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration	claim
28	99	Emulating Optimal Replacement with a Shepherd Cache	claim
29	99	Dog Days for Broadband	claim
30	95	West Coast Federal Appeals Court Upholds Chip Protection Act Violation Finding	claim
31	94	Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors	claim
32	94	Argus: Low-Cost, Comprehensive Error Detection in Simple Cores	claim
33	89	The 15-Billion-Dollar Broadband Bonus	claim
34	86	Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications	claim
35	82	Mixing It Up	claim
36	82	Federal Appeals Court Sees Potential Antitrust Violation in Standardization Skullduggery	claim
37	82	Looking Back	claim
38	79	Time Interpolation: So Many Metrics, So Few Registers	claim
39	79	Self-calibrating Online Wearout Detection	claim
40	78	Antitrust Division Gives IEEE Standard Setters the Okay to Ask Patentees How RAND They Are	claim
41	73	Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache	claim
42	73	Standing on Solid Ground	claim
43	72	Optimal versus Heuristic Global Code Scheduling	claim
44	71	Effective Optimistic-Checker Tandem Core Design through Architectural Pruning	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers