Sciweavers

1998 search results - page 185 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
USENIX
1993
15 years 7 months ago
The BSD Packet Filter: A New Architecture for User-level Packet Capture
Manyversions of Unix provide facilities for user-levelpacket capture, making possible the use of general purpose workstations for network monitoring. Because network monitors run ...
Steven McCanne, Van Jacobson
176
Voted
ARCS
2004
Springer
15 years 10 months ago
STAFF: State Transition Applied Fast Flash Translation Layer
Abstract. Recently, flash memory is widely used in embedded applications since it has strong points: non-volatility, fast access speed, shock resistance, and low power consumption....
Tae-Sun Chung, Stein Park, Myung-Jin Jung, Bumsoo ...
ISCA
2011
IEEE
313views Hardware» more  ISCA 2011»
14 years 10 months ago
FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template
A growing body of work has compiled a strong case for the single-ISA heterogeneous multi-core paradigm. A single-ISA heterogeneous multi-core provides multiple, differently-design...
Niket Kumar Choudhary, Salil V. Wadhavkar, Tanmay ...
HPDC
2010
IEEE
15 years 7 months ago
XCo: explicit coordination to prevent network fabric congestion in cloud computing cluster platforms
Large cluster-based cloud computing platforms increasingly use commodity Ethernet technologies, such as Gigabit Ethernet, 10GigE, and Fibre Channel over Ethernet (FCoE), for intra...
Vijay Shankar Rajanna, Smit Shah 0002, Anand Jahag...
FPGA
2007
ACM
122views FPGA» more  FPGA 2007»
16 years 11 days ago
The shunt: an FPGA-based accelerator for network intrusion prevention
Today’s network intrusion prevention systems (IPSs) must perform increasingly sophisticated analysis—parsing protocols and interpreting application dialogs rather than simply ...
Nicholas Weaver, Vern Paxson, José M. Gonz&...