Sciweavers

1998 search results - page 264 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
ICS
2005
Tsinghua U.
15 years 11 months ago
Multigrain parallel Delaunay Mesh generation: challenges and opportunities for multithreaded architectures
Given the importance of parallel mesh generation in large-scale scientific applications and the proliferation of multilevel SMTbased architectures, it is imperative to obtain ins...
Christos D. Antonopoulos, Xiaoning Ding, Andrey N....
CLUSTER
2009
IEEE
15 years 11 months ago
Finding a tradeoff between host interrupt load and MPI latency over Ethernet
—Achieving high-performance message passing on top of generic ETHERNET hardware suffers from the NIC interruptdriven model where coalescing is usually involved. We present an in-...
Brice Goglin, Nathalie Furmento
HPCA
2003
IEEE
16 years 6 months ago
Mini-Threads: Increasing TLP on Small-Scale SMT Processors
Several manufacturers have recently announced the first simultaneous-multithreaded processors, both as single CPUs and as components of multi-CPU chips. All are small scale, compr...
Joshua Redstone, Susan J. Eggers, Henry M. Levy
DASFAA
2010
IEEE
139views Database» more  DASFAA 2010»
16 years 1 months ago
Highly Scalable Multiprocessing Algorithms for Preference-Based Database Retrieval
Abstract. Until recently algorithms continuously gained free performance improvements due to ever increasing processor speeds. Unfortunately, this development has reached its limit...
Joachim Selke, Christoph Lofi, Wolf-Tilo Balke
ICRA
2007
IEEE
138views Robotics» more  ICRA 2007»
16 years 15 days ago
Adaptive Embedded Roadmaps For Sensor Networks
Abstract— In this paper, we propose a new approach to wireless sensor network assisted navigation while avoiding moving dangers. Our approach relies on an embedded roadmap in the...
Gazihan Alankus, Nuzhet Atay, Chenyang Lu, O. Bur&...