HPCA 2003 - PDF Preprint Papers

HPCA 2003 International Symposium on High-Performance Computer Architecture

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed HPCA-2003 Paper

click to vote

HPCA
2003
IEEE

168views Distributed And Parallel Com...» more HPCA 2003»

A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns

14 years 11 months ago

Download www.cs.ucr.edu

As the level of chip integration continues to advance at a fast pace, the desire for efficient interconnects-whether on-chip or off-chip--is rapidly increasing. Traditional interc...

Wai Hong Ho, Timothy Mark Pinkston

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	168	A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns	claim
2	156	Deterministic Clock Gating for Microprocessor Power Reduction	claim
3	154	Active I/O Switches in System Area Networks	claim
4	141	Dynamic Data Dependence Tracking and its Application to Branch Prediction	claim
5	137	Variability in Architectural Simulations of Multi-Threaded Workloads	claim
6	137	Control Techniques to Eliminate Voltage Emergencies in High Performance Processors	claim
7	136	Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks	claim
8	131	Caches and Hash Trees for Efficient Memory Integrity	claim
9	129	Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems	claim
10	124	A Statistically Rigorous Approach for Improving Simulation Methodology	claim
11	122	Memory System Behavior of Java-Based Middleware	claim
12	118	Incorporating Predicate Information into Branch Predictors	claim
13	117	Mini-Threads: Increasing TLP on Small-Scale SMT Processors	claim
14	115	Power-Aware Control Speculation through Selective Throttling	claim
15	115	The State of State	claim
16	113	Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters	claim
17	112	Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services	claim
18	106	TCP: Tag Correlating Prefetchers	claim
19	105	Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors	claim
20	103	Reconsidering Complex Branch Predictors	claim
21	99	Dynamic Optimization of Micro-Operations	claim
22	96	Exploring the VLSI Scalability of Stream Processors	claim
23	96	Hierarchical Backoff Locks for Nonuniform Communication Architectures	claim
24	86	Slipstream Execution Mode for CMP-Based Multiprocessors	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers