Sciweavers

1998 search results - page 270 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
SIGMOD
2009
ACM
157views Database» more  SIGMOD 2009»
16 years 6 months ago
FPGA: what's in it for a database?
While there seems to be a general agreement that next years' systems will include many processing cores, it is often overlooked that these systems will also include an increa...
Jens Teubner, René Müller
AICCSA
2008
IEEE
267views Hardware» more  AICCSA 2008»
16 years 20 days ago
Comprehensive support for management of enterprise applications
During the last decades, performance of available hardware resources constantly increased [15], which enabled the assignment of more and more complex tasks to software systems. As...
Jens Bruhn, Christian Niklaus, Thomas Vogel, Guido...
ICECCS
2010
IEEE
219views Hardware» more  ICECCS 2010»
15 years 6 months ago
Comparison of Six Ways to Extend the Scope of Cheddar to AADL v2 with Osate
Abstract—Cheddar is a framework dedicated to the specification of real-time schedulers, and to their analysis by simulation. It is developed in Ada. Some parts of its modular ar...
Mickaël Kerboeuf, Alain Plantec, Frank Singho...
ISCA
2008
IEEE
113views Hardware» more  ISCA 2008»
16 years 17 days ago
A Two-Level Load/Store Queue Based on Execution Locality
Multicore processors have emerged as a powerful platform on which to efficiently exploit thread-level parallelism (TLP). However, due to Amdahl’s Law, such designs will be incr...
Miquel Pericàs, Adrián Cristal, Fran...
ISCA
1999
IEEE
95views Hardware» more  ISCA 1999»
15 years 10 months ago
Memory Sharing Predictor: The Key to a Speculative Coherent DSM
Recent research advocates using general message predictors to learn and predict the coherence activity in distributed shared memory (DSM). By accurately predicting a message and t...
An-Chow Lai, Babak Falsafi