Sciweavers

1998 search results - page 32 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
ICDE
2010
IEEE
202views Database» more  ICDE 2010»
16 years 5 months ago
Generating code for holistic query evaluation
We present the application of customized code generation to database query evaluation. The idea is to use a collection of highly efficient code templates and dynamically instantiat...
Konstantinos Krikellas, Marcelo Cintra, Stratis Vi...
ISCA
2009
IEEE
189views Hardware» more  ISCA 2009»
16 years 16 days ago
Hybrid cache architecture with disparate memory technologies
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ra...
DATE
2002
IEEE
138views Hardware» more  DATE 2002»
15 years 11 months ago
Automatic Evaluation of the Accuracy of Fixed-Point Algorithms
The minimization of cost, power consumption and timeto-market of DSP applications requires the development of methodologies for the automatic implementation of floating-point alg...
Daniel Menard, Olivier Sentieys
PPOPP
2009
ACM
16 years 6 months ago
Solving dense linear systems on platforms with multiple hardware accelerators
In a previous paper we show how the FLAME methods and tools provide a solution to compute dense dense linear algebra operations on a multi-GPU platform with reasonable performance...
Enrique S. Quintana-Ortí, Francisco D. Igua...
ISCA
1994
IEEE
123views Hardware» more  ISCA 1994»
15 years 10 months ago
Software-Extended Coherent Shared Memory: Performance and Cost
This paper evaluates the tradeoffs involved in the design of the software-extended memory system of Alewife, a multiprocessor architecturethat implements coherentsharedmemorythrou...
David Chaiken, Anant Agarwal