Sciweavers

1998 search results - page 54 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
FPT
2005
IEEE
132views Hardware» more  FPT 2005»
14 years 2 months ago
Implementation of Gabor-Type Filters on Field Programmable Gate Arrays
Although biological visual systems have been widely studied at the physiological, psychophysical and functional levels, our understanding of its signal processing mechanisms is st...
Ocean Y. H. Cheung, Philip Heng Wai Leong, Eric K....
DATE
2007
IEEE
134views Hardware» more  DATE 2007»
14 years 3 months ago
Non-fractional parallelism in LDPC decoder implementations
Because of its excellent bit-error-rate performance, the Low-Density Parity-Check (LDPC) decoding algorithm is gaining increased attention in communication standards and literatur...
John Dielissen, Andries Hekstra
RT
2001
Springer
14 years 1 months ago
Hardware-Accelerated from-Region Visibility Using a Dual Ray Space
This paper describes a novel from-region visibility algorithm, the unique properties of which allow conducting remote walkthroughs in very large virtual environments, without prepr...
Vladlen Koltun, Yiorgos Chrysanthou, Daniel Cohen-...
SPAA
2010
ACM
14 years 1 months ago
Simplifying concurrent algorithms by exploiting hardware transactional memory
We explore the potential of hardware transactional memory (HTM) to improve concurrent algorithms. We illustrate a number of use cases in which HTM enables significantly simpler c...
Dave Dice, Yossi Lev, Virendra J. Marathe, Mark Mo...
CC
2009
Springer
106views System Software» more  CC 2009»
14 years 3 months ago
Blind Optimization for Exploiting Hardware Features
Software systems typically exploit only a small fraction of the realizable performance from the underlying microprocessors. While there has been much work on hardware-aware optimiz...
Dan Knights, Todd Mytkowicz, Peter F. Sweeney, Mic...