1998 search results - page 77 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
FPL
2001
Springer
14 years 1 months ago
2001
Springer
This paper presents parameterized module-generators for pipelined function evaluation using lookup tables, adders, shifters and multipliers. We discuss trade-offs involved between...
ISVLSI
2007
IEEE
14 years 3 months ago
2007
IEEE
In this paper, we propose and implement a vector processing system that includes two identical vector microprocessors embedded in two FPGA chips. Each vector microprocessor suppor...
APPT
2009
Springer
14 years 3 months ago
2009
Springer
In this paper, a comprehensive performance review of an MPI-based high-order three-dimensional spectral element method C++ toolbox is presented. The focus is put on the performance...
IPPS
1994
IEEE
14 years 1 months ago
1994
IEEE
A parallel transputer-based emulator has been developed to evaluate the DDM--ahighlyparallel virtual shared memory architecture. The emulator provides performance results of a har...
ASPDAC
2006
ACM
14 years 3 months ago
2006
ACM
- Although the emerging three-dimensional integration technology can significantly reduce interconnect delay, chip area, and power dissipation in nanometer technologies, its impact...