Sciweavers

1998 search results - page 83 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
EUROMICRO
2003
IEEE
14 years 2 months ago
Modelling the performance of CORBA using Layered Queueing Networks
One of the typical features of distributed systems is the heterogeneity of its components (e.g. geographical spreading and different platform architectures), leading to interopera...
Tom Verdickt, Bart Dhoedt, Frank Gielen, Piet Deme...
ASPLOS
1992
ACM
14 years 1 months ago
Efficient Superscalar Performance Through Boosting
The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that spec...
Michael D. Smith, Mark Horowitz, Monica S. Lam
DATE
2007
IEEE
173views Hardware» more  DATE 2007»
14 years 3 months ago
Analytical router modeling for networks-on-chip performance analysis
Networks-on-Chip (NoCs) have recently emerged as a scalable alternative to classical bus and point-to-point architectures. To date, performance evaluation of NoC designs is largel...
Ümit Y. Ogras, Radu Marculescu
IJCV
2007
179views more  IJCV 2007»
13 years 9 months ago
A Performance Study on Different Cost Aggregation Approaches Used in Real-Time Stereo Matching
Many vision applications require high-accuracy dense disparity maps in real-time and online. Due to time constraint, most real-time stereo applications rely on local winner-takes-a...
Minglun Gong, Ruigang Yang, Liang Wang 0002, Mingw...
HPCA
2009
IEEE
14 years 9 months ago
Design and implementation of software-managed caches for multicores with local memory
Heterogeneous multicores, such as Cell BE processors and GPGPUs, typically do not have caches for their accelerator cores because coherence traffic, cache misses, and latencies fr...
Sangmin Seo, Jaejin Lee, Zehra Sura