Sciweavers

3104 search results - page 216 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
VTC
2010
IEEE
130views Communications» more  VTC 2010»
13 years 6 months ago
Receiver Multiuser Diversity Aided Multi-Stage MMSE Multiuser Detection for DS-CDMA and SDMA Systems Employing I-Q Modulation
Abstract— The so-called receiver multiuser diversity aided multistage minimum mean-square error multiuser detector (RMD/MS-MMSE MUD), which was proposed previously by the author,...
Lie-Liang Yang
RECONFIG
2008
IEEE
225views VLSI» more  RECONFIG 2008»
14 years 2 months ago
A Hardware Filesystem Implementation for High-Speed Secondary Storage
Platform FPGAs are capable of hosting entire Linuxbased systems including standard peripherals, integrated network interface cards and even disk controllers on a single chip. File...
Ashwin A. Mendon, Ron Sass
VLDB
2005
ACM
121views Database» more  VLDB 2005»
14 years 1 months ago
Improving Database Performance on Simultaneous Multithreading Processors
Simultaneous multithreading (SMT) allows multiple threads to supply instructions to the instruction pipeline of a superscalar processor. Because threads share processor resources,...
Jingren Zhou, John Cieslewicz, Kenneth A. Ross, Mi...
ACSC
2003
IEEE
14 years 1 months ago
Communication Performance Issues for Two Cluster Computers
Clusters of commodity machines have become a popular way of building cheap high performance parallel computers. Many of these designs rely on standard Ethernet networks as a syste...
Francis Vaughan, Duncan A. Grove, Paul D. Coddingt...
MVA
1992
188views Computer Vision» more  MVA 1992»
13 years 9 months ago
The Programmable and Configurable Low Level Vision Unit of the HERMIA Machine
In this work the Low Level Vision Unit (LLVU) of the Heterogeneous and Reconfigurable Machine for Image Analysis (HERMIA) is described. The LLVU consists of the innovative integra...
Gaetano Gerardi, Giancarlo Parodi