Sciweavers

3104 search results - page 259 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
ISPAN
2005
IEEE
14 years 1 months ago
P2P Architecture for Self-Atomic Memory
We propose an architecture for self-adjusting and self-healing atomic memory in highly dynamic systems exploiting peer-to-peer (p2p) techniques. Our approach, named SAM, brings to...
Emmanuelle Anceaume, Maria Gradinariu, Vincent Gra...
FSE
2009
Springer
159views Cryptology» more  FSE 2009»
14 years 3 months ago
Intel's New AES Instructions for Enhanced Performance and Security
The Advanced Encryption Standard (AES) is the Federal Information Processing Standard for symmetric encryption. It is widely believed to be secure and efficient, and is therefore b...
Shay Gueron
VLSID
2007
IEEE
206views VLSI» more  VLSID 2007»
14 years 8 months ago
MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
WWW
2008
ACM
14 years 9 months ago
Using graphics processors for high-performance IR query processing
Web search engines are facing formidable performance challenges due to data sizes and query loads. The major engines have to process tens of thousands of queries per second over t...
Shuai Ding, Jinru He, Hao Yan, Torsten Suel
IPSN
2011
Springer
12 years 11 months ago
Radio diversity for reliable communication in WSNs
Deployment of wireless sensors in real world environments is often a frustrating experience. The quality of radio links is highly coupled to unpredictable physical environments, l...
Branislav Kusy, Christian Richter, Wen Hu, Mikhail...