Sciweavers

3104 search results - page 7 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
IPPS
1998
IEEE
13 years 12 months ago
HIPIQS: A High-Performance Switch Architecture Using Input Queuing
Switch-based interconnects are used in a number of application domains including parallel system interconnects, local area networks, and wide area networks. However, very few swit...
Rajeev Sivaram, Craig B. Stunkel, Dhabaleswar K. P...
TC
2010
13 years 6 months ago
Architecture Exploration of High-Performance PCs with a Solid-State Disk
—As the cost per bit of NAND flash memory devices rapidly decreases, NAND-flash-based Solid-State Disks (SSDs) are replacing Hard Disk Drives (HDDs) used in a wide spectrum of co...
Dong Kim, Kwanhu Bang, Seung-Hwan Ha, Sungroh Yoon...
SI3D
1995
ACM
13 years 11 months ago
The Sort-First Rendering Architecture for High-Performance Graphics
Interactive graphics applications have long been challenging graphics system designers by demanding machines that can provide ever increasing polygon rendering performance. Anothe...
Carl Mueller
EDCC
2006
Springer
13 years 11 months ago
Construction of a Highly Dependable Operating System
It has been well established that most operating system crashes are due to bugs in device drivers. Because drivers are normally linked into the kernel address space, a buggy drive...
Jorrit N. Herder, Herbert Bos, Ben Gras, Philip Ho...
ARVLSI
1997
IEEE
151views VLSI» more  ARVLSI 1997»
13 years 11 months ago
The Hierarchical Multi-Bank DRAM: A High-Performance Architecture for Memory Integrated with Processors
A microprocessor integrated with DRAM on the same die has the potential to improve system performance by reducing the memory latency and improving the memory bandwidth. However, a...
Tadaaki Yamauchi, Lance Hammond, Kunle Olukotun