Sciweavers

354 search results - page 39 / 71
» A Hybrid Tool for the Performance Evaluation of NUMA Archite...
Sort
View
FCCM
2003
IEEE
133views VLSI» more  FCCM 2003»
14 years 26 days ago
Floating Point Unit Generation and Evaluation for FPGAs
Most commercial and academic floating point libraries for FPGAs provide only a small fraction of all possible floating point units. In contrast, the floating point unit generat...
Jian Liang, Russell Tessier, Oskar Mencer
RSP
2003
IEEE
103views Control Systems» more  RSP 2003»
14 years 25 days ago
An Instruction Throughput Model of Superscalar Processors
With advances in semiconductor technology, processors are becoming larger and more complex. Future processor designers will face an enormous design space, and must evaluate more a...
Tarek M. Taha, D. Scott Wills
ISCAS
2007
IEEE
122views Hardware» more  ISCAS 2007»
14 years 1 months ago
Neuromimetic ICs with analog cores: an alternative for simulating spiking neural networks
- This paper aims at discussing the implementation of simulation systems for SNN based on analog computation cores (neuromimetic ICs). Such systems are an alternative to completely...
Sylvie Renaud, Jean Tomas, Yannick Bornat, Adel Da...
JVM
2004
165views Education» more  JVM 2004»
13 years 9 months ago
Using Hardware Performance Monitors to Understand the Behavior of Java Applications
Modern Java programs, such as middleware and application servers, include many complex software components. Improving the performance of these Java applications requires a better ...
Peter F. Sweeney, Matthias Hauswirth, Brendon Caho...
DTJ
1998
171views more  DTJ 1998»
13 years 7 months ago
Measurement and Analysis of C and C++ Performance
ir increasing use of abstraction, modularity, delayed binding, polymorphism, and source reuse, especially when these attributes are used in combination. Modern processor architectu...
Hemant G. Rotithor, Kevin W. Harris, Mark W. Davis