26 search results - page 6 / 6 » A Layout Approach for Electrical and Physical Design Integra... |
169
Voted
DAC
2008
ACM
16 years 7 months ago
2008
ACM
Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include different types of logic gates, e.g., AND gates, OR g...