2 search results - page 1 / 1 » A Low-Area Multi-Link Interconnect Architecture for GALS Chi... |
119
click to vote
TVLSI
2010
14 years 12 months ago
2010
A new inter-processor communication architecture for chip multiprocessors is proposed which has a low area cost, flexible routing capability, and supports globally asynchronous loc...
110
Voted
ISCAS
2008
IEEE
15 years 11 months ago
2008
IEEE
— A new inter-processor communication architecture for chip multiprocessors is proposed which has a low area cost and flexible routing capability. To achieve a low area cost, th...