Sciweavers

383 search results - page 22 / 77
» A Methodology for High Level Power Estimation and Exploratio...
Sort
View
SIGMETRICS
2010
ACM
103views Hardware» more  SIGMETRICS 2010»
13 years 2 months ago
VM power metering: feasibility and challenges
This paper explores the feasibility of and challenges in developing methods for black-box monitoring of a VM's power usage at runtime, on shared virtualized compute platforms...
Bhavani Krishnan, Hrishikesh Amur, Ada Gavrilovska...
FDL
2004
IEEE
13 years 11 months ago
SystemC and OCAPI-xl Based System-Level Design for Reconfigurable Systems-on-Chip
Reconfigurability is becoming an important part of System-on-Chip (SoC) design to cope with the increasing demands for simultaneous flexibility and computational power. Current ha...
Kari Tiensyrjä, Miroslav Cupák, Kostas...
AHS
2007
IEEE
251views Hardware» more  AHS 2007»
13 years 11 months ago
System Level Modelling of Reconfigurable FFT Architecture for System-on-Chip Design
In the system-on-chip (SoC) era, the growing number of functionalities included on a single chip requires the development of new design methodologies to keep the design complexity...
Ali Ahmadinia, Balal Ahmad, Tughrul Arslan
ISLPED
1995
ACM
96views Hardware» more  ISLPED 1995»
13 years 11 months ago
Towards a high-level power estimation capability
We will present a power estimation technique for digital integrated circuits that operates at the register transfer level RTL. Such a high-level power estimation capability is r...
Farid N. Najm
ICASSP
2008
IEEE
14 years 2 months ago
Fast noise tracking based on recursive smoothing of MMSE noise power estimates
We consider estimation of the noise spectral variance from speech signals contaminated by highly nonstationary noise sources. In each time frame, for each frequency bin, the noise...
Jan S. Erkelens, Richard Heusdens