Sciweavers

383 search results - page 71 / 77
» A Methodology for High Level Power Estimation and Exploratio...
Sort
View
BMCBI
2011
13 years 2 months ago
Systematic error detection in experimental high-throughput screening
Background: High-throughput screening (HTS) is a key part of the drug discovery process during which thousands of chemical compounds are screened and their activity levels measure...
Plamen Dragiev, Robert Nadon, Vladimir Makarenkov
CEE
2007
107views more  CEE 2007»
13 years 7 months ago
A non-preemptive scheduling algorithm for soft real-time systems
Real-time systems are often designed using preemptive scheduling and worst-case execution time estimates to guarantee the execution of high priority tasks. There is, however, an i...
Wenming Li, Krishna M. Kavi, Robert Akl
JSAC
2007
117views more  JSAC 2007»
13 years 7 months ago
Optimization of Training and Scheduling in the Non-Coherent SIMO Multiple Access Channel
— Channel state information (CSI) is important for achieving large rates in MIMO channels. However, in timevarying MIMO channels, there is a tradeoff between the time/energy spen...
Sugumar Murugesan, Elif Uysal-Biyikoglu, Philip Sc...
SCAM
2003
IEEE
14 years 29 days ago
Managing Multi-Billion Dollar IT Budgets using Source Code Analysis
We present a quantitative approach for IT portfolio management. This is an approach that CMM level 1 organizations can use to obtain a corporate wide impression of the state of th...
Chris Verhoef
ISCA
2011
IEEE
386views Hardware» more  ISCA 2011»
12 years 11 months ago
Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs
Emerging memory technologies such as STT-RAM, PCRAM, and resistive RAM are being explored as potential replacements to existing on-chip caches or main memories for future multi-co...
Asit K. Mishra, Xiangyu Dong, Guangyu Sun, Yuan Xi...